Product Change Notification - SYST-16MXTC292

Date:

17 Jun 2020

Product Category:

16-Bit - Microcontrollers and Digital Signal Controllers

Affected CPNs:

Notification subject:

ERRATA - dsPIC33CK256MP508 Family Silicon Errata and Data Sheet Clarification Errata Document Revision

Notification text:

SYST-16MXTC292

Microchip has released a new Product Documents for the dsPIC33CK256MP508 Family Silicon Errata and Data Sheet Clarification of devices. If you are using one of these devices please read the document located at dsPIC33CK256MP508 Family Silicon Errata and Data Sheet Clarification.

Notification Status: Final

Description of Change:

1) Added silicon issue 30 (Oscillator).

2) Removed silicon issue 6 (Oscillator) since it is no longer applicable.

3) Added data sheet clarification 1 (Electrical Characteristics).

Impacts to Data Sheet: None

Reason for Change: To Improve Productivity

Change Implementation Status: Complete

Date Document Changes Effective: 17 June 2020

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A

Attachment(s):

dsPIC33CK256MP508 Family Silicon Errata and Data Sheet Clarification

Please contact your local Microchip sales office with questions or concerns regarding this notification.

Terms and Conditions:

If you wish to receive Microchip PCNs via email please register for our PCN email service at our PCN home page select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the PCN FAQ section.
If you wish to change your PCN profile, including opt out, please go to the PCN home page select

login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

Affected Catalog Part Numbers (CPN)

DSPIC33CK128MP506-E/PT
DSPIC33CK128MP506-E/PTVAO
DSPIC33CK128MP506-H/MR
DSPIC33CK128MP506-H/PT
DSPIC33CK128MP506-I/MR
DSPIC33CK128MP506-I/PT
DSPIC33CK128MP506T-E/MR
DSPIC33CK128MP506T-E/PT
DSPIC33CK128MP506T-I/MR
DSPIC33CK128MP506T-I/PT
DSPIC33CK128MP508-E/PT
DSPIC33CK128MP508-E/PTVAO
DSPIC33CK128MP508-H/PT
DSPIC33CK128MP508-I/PT
DSPIC33CK128MP508T-E/PT
DSPIC33CK128MP508T-I/PT
DSPIC33CK256MP202-E/2N
DSPIC33CK256MP202-E/SS
DSPIC33CK256MP202-H/2N
DSPIC33CK256MP202-H/SS
DSPIC33CK256MP202-I/2N
DSPIC33CK256MP202-I/SS
DSPIC33CK256MP202T-E/2N
DSPIC33CK256MP202T-E/SS
DSPIC33CK256MP202T-I/2N
DSPIC33CK256MP202T-I/SS
DSPIC33CK256MP203-E/M5
DSPIC33CK256MP203-H/M5
DSPIC33CK256MP203-I/M5
DSPIC33CK256MP203T-E/M5
DSPIC33CK256MP203T-I/M5
DSPIC33CK256MP205-E/M4
DSPIC33CK256MP205-E/PT
DSPIC33CK256MP205-H/M4
DSPIC33CK256MP205-H/PT
DSPIC33CK256MP205-I/M4
DSPIC33CK256MP205-I/PT
DSPIC33CK256MP205T-E/M4
DSPIC33CK256MP205T-E/PT
DSPIC33CK256MP205T-I/M4
DSPIC33CK256MP205T-I/PT
DSPIC33CK256MP206-E/MR
DSPIC33CK256MP206-E/PT
DSPIC33CK256MP206-E/PTVAO
DSPIC33CK256MP206-H/MR
DSPIC33CK256MP206-H/PT

DSPIC33CK256MP206-I/MR
DSPIC33CK256MP206-I/PT
DSPIC33CK256MP206T-E/MR
DSPIC33CK256MP206T-E/PT
DSPIC33CK256MP206T-E/PTVAO
DSPIC33CK256MP206T-I/MR
DSPIC33CK256MP206T-I/PT
DSPIC33CK256MP208-E/PT
DSPIC33CK256MP208-H/PT
DSPIC33CK256MP208-I/PT
DSPIC33CK256MP208T-E/PT
DSPIC33CK256MP208T-I/PT
DSPIC33CK256MP502-E/2N
DSPIC33CK256MP502-E/SS
DSPIC33CK256MP502-H/2N
DSPIC33CK256MP502-H/SS
DSPIC33CK256MP502-I/2N
DSPIC33CK256MP502-I/SS
DSPIC33CK256MP502T-E/2N
DSPIC33CK256MP502T-E/SS
DSPIC33CK256MP502T-I/2N
DSPIC33CK256MP502T-I/SS
DSPIC33CK256MP503-E/M5
DSPIC33CK256MP503-H/M5
DSPIC33CK256MP503-I/M5
DSPIC33CK256MP503T-E/M5
DSPIC33CK256MP503T-I/M5
DSPIC33CK256MP503T-I/M5VAO
DSPIC33CK256MP505-E/M4
DSPIC33CK256MP505-E/PT
DSPIC33CK256MP505-E/PTVAO
DSPIC33CK256MP505-H/M4
DSPIC33CK256MP505-H/PT
DSPIC33CK256MP505-I/M4
DSPIC33CK256MP505-I/PT
DSPIC33CK256MP505T-E/M4
DSPIC33CK256MP505T-E/PT
DSPIC33CK256MP505T-I/M4
DSPIC33CK256MP505T-I/PT
DSPIC33CK256MP506-E/MR
DSPIC33CK256MP506-E/PT
DSPIC33CK256MP506-E/PTVAO
DSPIC33CK256MP506-H/MR
DSPIC33CK256MP506-H/PT
DSPIC33CK256MP506-I/MR
DSPIC33CK256MP506-I/PT
DSPIC33CK256MP506T-E/MR
DSPIC33CK256MP506T-E/PT
DSPIC33CK256MP506T-I/MR

DSPIC33CK256MP506T-I/PT
DSPIC33CK256MP508-E/PT
DSPIC33CK256MP508-E/PTVAO
DSPIC33CK256MP508-H/PT
DSPIC33CK256MP508-I/PT
DSPIC33CK256MP508T-E/PT
DSPIC33CK256MP508T-I/PT
DSPIC33CK32MP202-E/2N
DSPIC33CK32MP202-E/SS
DSPIC33CK32MP202-H/2N
DSPIC33CK32MP202-H/SS
DSPIC33CK32MP202-I/2N
DSPIC33CK32MP202-I/SS
DSPIC33CK32MP202T-E/2N
DSPIC33CK32MP202T-E/SS
DSPIC33CK128MP202-E/2N
DSPIC33CK128MP202-E/SS
DSPIC33CK128MP202-H/2N
DSPIC33CK128MP202-H/SS
DSPIC33CK128MP202-I/2N
DSPIC33CK128MP202-I/SS
DSPIC33CK128MP202T-E/2N
DSPIC33CK128MP202T-E/SS
DSPIC33CK128MP202T-I/2N
DSPIC33CK128MP202T-I/SS
DSPIC33CK128MP203-E/M5
DSPIC33CK128MP203-H/M5
DSPIC33CK128MP203-I/M5
DSPIC33CK128MP203T-E/M5
DSPIC33CK128MP203T-I/M5
DSPIC33CK128MP205-E/M4
DSPIC33CK128MP205-E/PT
DSPIC33CK128MP205-H/M4
DSPIC33CK128MP205-H/PT
DSPIC33CK128MP205-I/M4
DSPIC33CK128MP205-I/PT
DSPIC33CK128MP205T-E/M4
DSPIC33CK128MP205T-E/PT
DSPIC33CK128MP205T-I/M4
DSPIC33CK128MP205T-I/PT
DSPIC33CK128MP206-E/MR
DSPIC33CK128MP206-E/PT
DSPIC33CK128MP206-H/MR
DSPIC33CK128MP206-H/PT
DSPIC33CK128MP206-I/MR
DSPIC33CK128MP206-I/PT
DSPIC33CK128MP206T-E/MR
DSPIC33CK128MP206T-E/PT
DSPIC33CK128MP206T-I/MR

DSPIC33CK128MP206T-I/PT
DSPIC33CK128MP208-E/PT
DSPIC33CK128MP208-H/PT
DSPIC33CK128MP208-I/PT
DSPIC33CK128MP208T-E/PT
DSPIC33CK128MP208T-I/PT
DSPIC33CK128MP502-E/2N
DSPIC33CK128MP502-E/SS
DSPIC33CK128MP502-H/2N
DSPIC33CK128MP502-H/SS
DSPIC33CK128MP502-I/2N
DSPIC33CK128MP502-I/SS
DSPIC33CK128MP502T-E/2N
DSPIC33CK128MP502T-E/SS
DSPIC33CK128MP502T-I/2N
DSPIC33CK128MP502T-I/SS
DSPIC33CK128MP503-E/M5
DSPIC33CK128MP503-H/M5
DSPIC33CK128MP503-I/M5
DSPIC33CK128MP503T-E/M5
DSPIC33CK128MP503T-I/M5
DSPIC33CK128MP505-E/M4
DSPIC33CK128MP505-E/PT
DSPIC33CK128MP505-E/PTVAO
DSPIC33CK128MP505-H/M4
DSPIC33CK128MP505-H/PT
DSPIC33CK128MP505-I/M4
DSPIC33CK128MP505-I/PT
DSPIC33CK128MP505T-E/M4
DSPIC33CK128MP505T-E/PT
DSPIC33CK128MP505T-E/PTVAO
DSPIC33CK128MP505T-I/M4
DSPIC33CK128MP505T-I/PT
DSPIC33CK128MP506-E/MR
DSPIC33CK32MP202T-I/2N
DSPIC33CK32MP202T-I/SS
DSPIC33CK32MP203-E/M5
DSPIC33CK32MP203-H/M5
DSPIC33CK32MP203-I/M5
DSPIC33CK32MP203T-E/M5
DSPIC33CK32MP203T-I/M5
DSPIC33CK32MP205-E/M4
DSPIC33CK32MP205-E/PT
DSPIC33CK32MP205-H/M4
DSPIC33CK32MP205-H/PT
DSPIC33CK32MP205-I/M4
DSPIC33CK32MP205-I/PT
DSPIC33CK32MP205T-E/M4
DSPIC33CK32MP205T-E/PT

DSPIC33CK32MP205T-I/M4
DSPIC33CK32MP205T-I/PT
DSPIC33CK32MP206-E/MR
DSPIC33CK32MP206-E/PT
DSPIC33CK32MP206-H/MR
DSPIC33CK32MP206-H/PT
DSPIC33CK32MP206-I/MR
DSPIC33CK32MP206-I/PT
DSPIC33CK32MP206T-E/MR
DSPIC33CK32MP206T-E/PT
DSPIC33CK32MP206T-I/MR
DSPIC33CK32MP206T-I/PT
DSPIC33CK32MP502-E/2N
DSPIC33CK32MP502-E/SS
DSPIC33CK32MP502-H/2N
DSPIC33CK32MP502-H/SS
DSPIC33CK32MP502-I/2N
DSPIC33CK32MP502-I/SS
DSPIC33CK32MP502T-E/2N
DSPIC33CK32MP502T-E/SS
DSPIC33CK32MP502T-I/2N
DSPIC33CK32MP502T-I/SS
DSPIC33CK32MP503-E/M5
DSPIC33CK32MP503-H/M5
DSPIC33CK32MP503-I/M5
DSPIC33CK32MP503T-E/M5
DSPIC33CK32MP503T-I/M5
DSPIC33CK32MP505-E/M4
DSPIC33CK32MP505-E/PT
DSPIC33CK32MP505-H/M4
DSPIC33CK32MP505-H/PT
DSPIC33CK32MP505-I/M4
DSPIC33CK32MP505-I/PT
DSPIC33CK32MP505T-E/PT
DSPIC33CK32MP505T-I/M4
DSPIC33CK32MP505T-I/PT
DSPIC33CK32MP506-E/MR
DSPIC33CK32MP506-E/PT
DSPIC33CK32MP506-H/MR
DSPIC33CK32MP506-H/PT
DSPIC33CK32MP506-I/MR
DSPIC33CK32MP506-I/PT
DSPIC33CK32MP506T-E/MR
DSPIC33CK32MP506T-E/PT
DSPIC33CK32MP506T-I/MR
DSPIC33CK32MP506T-I/PT
DSPIC33CK64MP202-E/2N
DSPIC33CK64MP202-E/SS
DSPIC33CK64MP202-H/2N

DSPIC33CK64MP202-H/SS
DSPIC33CK64MP202-I/2N
DSPIC33CK64MP202-I/SS
DSPIC33CK64MP202T-E/2N
DSPIC33CK64MP202T-E/SS
DSPIC33CK64MP202T-I/2N
DSPIC33CK64MP202T-I/SS
DSPIC33CK64MP203-E/M5
DSPIC33CK64MP203-H/M5
DSPIC33CK64MP203-I/M5
DSPIC33CK64MP203-I/M5VAO
DSPIC33CK64MP203T-E/M5
DSPIC33CK64MP203T-I/M5
DSPIC33CK64MP203T-I/M5VAO
DSPIC33CK64MP205-E/M4
DSPIC33CK64MP205-E/PT
DSPIC33CK64MP205-H/M4
DSPIC33CK64MP205-H/PT
DSPIC33CK64MP205-I/M4
DSPIC33CK64MP205-I/PT
DSPIC33CK64MP205T-E/M4
DSPIC33CK64MP205T-E/PT
DSPIC33CK64MP205T-I/M4
DSPIC33CK64MP205T-I/PT
DSPIC33CK64MP206-E/MR
DSPIC33CK64MP206-E/PT
DSPIC33CK64MP206-H/MR
DSPIC33CK64MP206-H/PT
DSPIC33CK64MP206-I/MR
DSPIC33CK64MP206-I/PT
DSPIC33CK64MP206T-E/MR
DSPIC33CK64MP206T-E/PT
DSPIC33CK64MP206T-I/MR
DSPIC33CK64MP206T-I/PT
DSPIC33CK64MP208-E/PT
DSPIC33CK64MP208-H/PT
DSPIC33CK64MP208-I/PT
DSPIC33CK64MP208T-E/PT
DSPIC33CK64MP208T-I/PT
DSPIC33CK64MP502-E/2N
DSPIC33CK64MP502-E/SS
DSPIC33CK64MP502-H/2N
DSPIC33CK64MP502-H/SS
DSPIC33CK64MP502-I/2N
DSPIC33CK64MP502-I/SS
DSPIC33CK64MP502T-E/2N
DSPIC33CK64MP502T-E/SS
DSPIC33CK64MP502T-I/2N
DSPIC33CK64MP502T-I/SS

DSPIC33CK64MP503-E/M5
DSPIC33CK64MP503-H/M5
DSPIC33CK64MP503-I/M5
DSPIC33CK64MP503T-E/M5
DSPIC33CK64MP503T-I/M5
DSPIC33CK64MP505-E/M4
DSPIC33CK64MP505-E/M4VAO
DSPIC33CK64MP505-E/PT
DSPIC33CK64MP505-E/PTVAO
DSPIC33CK64MP505-H/M4
DSPIC33CK64MP505-H/PT
DSPIC33CK64MP505-I/M4
DSPIC33CK64MP505-I/PT
DSPIC33CK64MP505T-E/M4
DSPIC33CK64MP505T-E/M4VAO
DSPIC33CK64MP505T-E/PT
DSPIC33CK64MP505T-E/PTVAO
DSPIC33CK64MP505T-I/M4
DSPIC33CK64MP505T-I/PT
DSPIC33CK64MP506-E/MR
DSPIC33CK64MP506-E/PT
DSPIC33CK64MP506-H/MR
DSPIC33CK64MP506-H/PT
DSPIC33CK64MP506-I/MR
DSPIC33CK64MP506-I/PT
DSPIC33CK64MP506T-E/MR
DSPIC33CK64MP506T-E/PT
DSPIC33CK64MP506T-I/MR
DSPIC33CK64MP506T-I/PT
DSPIC33CK64MP508-E/PT
DSPIC33CK64MP508-E/PTVAO
DSPIC33CK64MP508-H/PT
DSPIC33CK64MP508-I/PT
DSPIC33CK64MP508T-E/PT
DSPIC33CK64MP508T-I/PT

dsPIC33CK256MP508

dsPIC33CK256MP508 Family Silicon Errata and Data Sheet Clarification

The dsPIC33CK256MP508 family devices that you have received conform functionally to the current Device Data Sheet (DS70005349**G**), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the dsPIC33CK256MP508 silicon.

Note:	This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (**A1**).

Data Sheet clarifications and corrections start on page 10, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip's programmers, debuggers, and emulation tools, which are available at the Microchip corporate website (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

1. Using the appropriate interface, connect the device to the hardware debugger.
2. Open an MPLAB IDE project.
3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
4. Based on the version of MPLAB IDE you are using, do one of the following:
   a) For MPLAB IDE 8, select *Programmer > Reconnect*.
   b) For MPLAB X IDE, select *Window > Dashboard* and click the **Refresh Debug Tool Status** icon ( ).
5. Depending on the development tool used, the part number *and* Device Revision ID value appear in the **Output** window.

Note:	If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various dsPIC33CK256MP508 silicon revisions are shown in Table 1.

TABLE 1: SILICON DEVREV VALUES

Part Number	Device ID(1)	Revision ID for Silicon Revision(2)
		A1
dsPIC33CK256MP508 Family With CAN FD		
dsPIC33CK256MP508	0x7C74	0x0001
dsPIC33CK256MP506	0x7C73	
dsPIC33CK256MP505	0x7C72	
dsPIC33CK256MP503	0x7C71	
dsPIC33CK256MP502	0x7C70	
dsPIC33CK128MP508	0x7C64	
dsPIC33CK128MP506	0x7C63	
dsPIC33CK128MP505	0x7C62	
dsPIC33CK128MP503	0x7C61	
dsPIC33CK128MP502	0x7C60	

Note 1: The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses of configuration memory space. They are shown in hexadecimal in the format "DEVID DEVREV".

2: Refer to the *"dsPIC33CK256MP508 Family Flash Programming Specification"* (DS70005300) for detailed information on Device and Revision IDs for your specific device.

TABLE 1: SILICON DEVREV VALUES (CONTINUED)

Part Number	Device ID[1]	Revision ID for Silicon Revision[2]
		A1
dsPIC33CK256MP508 Family With CAN FD (Continued)		
dsPIC33CK64MP508	0x7C54	0x0001
dsPIC33CK64MP506	0x7C53	
dsPIC33CK64MP505	0x7C52	
dsPIC33CK64MP503	0x7C51	
dsPIC33CK64MP502	0x7C50	
dsPIC33CK32MP506	0x7C43	
dsPIC33CK32MP505	0x7C42	
dsPIC33CK32MP503	0x7C41	
dsPIC33CK32MP502	0x7C40	
dsPIC33CK256MP508 Family Without CAN FD		
dsPIC33CK256MP208	0x7C34	0x0001
dsPIC33CK256MP206	0x7C33	
dsPIC33CK256MP205	0x7C32	
dsPIC33CK256MP203	0x7C31	
dsPIC33CK256MP202	0x7C30	
dsPIC33CK128MP208	0x7C24	
dsPIC33CK128MP206	0x7C23	
dsPIC33CK128MP205	0x7C22	
dsPIC33CK128MP203	0x7C21	
dsPIC33CK128MP202	0x7C20	
dsPIC33CK64MP208	0x7C14	
dsPIC33CK64MP206	0x7C13	
dsPIC33CK64MP205	0x7C12	
dsPIC33CK64MP203	0x7C11	
dsPIC33CK64MP202	0x7C10	
dsPIC33CK32MP206	0x7C03	
dsPIC33CK32MP205	0x7C02	
dsPIC33CK32MP203	0x7C01	
dsPIC33CK32MP202	0x7C00	

Note 1: The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses of configuration memory space. They are shown in hexadecimal in the format “DEVID DEVREV”.

2: Refer to the *“dsPIC33CK256MP508 Family Flash Programming Specification”* (DS70005300) for detailed information on Device and Revision IDs for your specific device.

TABLE 2: SILICON ISSUE SUMMARY

Module	Feature	Item Number	Issue Summary	Affected Revisions
				A1
I²C	Interrupt	1.	In Slave mode, incorrect interrupt is generated when DHEN = 1.	X
I²C	Error	2.	Bus collision error cannot be cleared.	X
I²C	Error	3.	False bus collision error generated.	X
I²C	Idle	4.	Address cannot be received in Idle mode.	X
Oscillator	PLL	5.	FRCDIVN drives the PLL instead of the FRC.	X
Oscillator	HS,XT	6.	Removed	
PWM	Dead Time	7.	When feed-forward PCI is used for dead-time compensation (DTCMPSEL = 1), the PWMx outputs are overridden.	X
UART	OERR	8.	The OERR bit cannot be cleared by software.	X
UART	FERR	9.	The FERR bit will not get set if one Stop bit is received.	X
UART	OERR	10.	The 9th byte received will not be available to be read.	X
UART	TRMT	11.	The TRMT bit takes time to set on the last transmit completion.	X
UART	TRMT	12.	The TRMT bit is unreliable when there is back-to-back Break character transmission.	X
UART	Idle	13.	The RIDLE bit takes one instruction cycle to get cleared after ABAUD is set.	X
UART	TXWRE	14.	The TXWRE bit (UxSTAH[7]) cannot be cleared once it gets set.	X
UART	Address Detect	15.	When writing to UxP1 with UTXBRK = 1, the content of P1 will not get transmitted.	X
UART	Address Detect	16.	In Address Detect mode, the content of P1 is not transmitted on writing to P1 with UTXBRK = 1.	X
UART	Sleep	17.	When waking from Sleep with a UART reception, SLPEN needs to be set in addition to WAKE = 1.	X
UART	Smart Card	18.	The Wait Time Counter Interrupt Flag (WTCIF) is set when the last character transmitted has the bit, LAST = 0.	X
UART	XOFF	19.	XOFF is transmitted when one empty space remains in the RX buffer.	X
MBIST	MBISTDONE	20.	After executing a Reset, the MBISTDONE bit will always be set.	X
CPU	FLIM Instruction	21.	When the operands are of different signs, the FLIM instruction may not force the correct data limit.	X
SCCP/ MCCP	Clock source	22.	Using FOSC as the clock source may cause synchronization issues.	X
I²C	SMBus 3.0	23.	When Configuration bit, SMBEN (FDEVOPT[10]) = 1, the SMBus 3.0 VIH minimum specification may not be met.	X
I/O	POR	24.	Spike on I/O at POR.	X
CPU	DIV.SD Instruction	25.	Overflow bit is not getting set when an overflow occurs.	X
CPU	MAXAB/MINAB/ MINZAB Instructions	26.	MAXAB, MINAB and MINZAB do not work for different sign operands.	X
DMA	ADC Triggers	27.	DMA is triggered continuously from ADC.	X
PWM	Time Base Capture	28.	PWM Capture Status (CAP) flag will not set again under certain conditions.	X
I²C	I²C	29.	All instances of I²C may exhibit errors and should not be used.	X
Oscillator	VCO and AVCO Dividers	30.	Main and auxiliary PLL external VCO dividers can fail to output the clock signal.	X

Silicon Errata Issues

Note:	This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (**A1**).

1. Module: I²C

In Slave mode with DHEN = 1 (Data Hold Enable), if software sends a NACK, a Slave interrupt is asserted at the 9th falling edge of the clock.

Work around

Software should ignore the Slave interrupt that is asserted after sending a NACK.

Affected Silicon Revisions

A1							
X							

2. Module: I²C

In Slave mode, the Bus Collision Detect bit (BCL) cannot be cleared when bus collision detection is enabled (SBCDE = 1).

Work around

Disable the I²C module and then re-enable the module.

Affected Silicon Revisions

A1							
X							

3. Module: I²C

In Slave mode, false bus collision triggers are generated when the bus collision is enabled (SBCDE = 1) and a Stop bit is received.

Work around

Ignore the bus collision. Disable the I²C module and then re-enable the module.

Affected Silicon Revisions

A1							
X							

4. Module: I²C

In Slave mode, an address cannot be received when the device is in Idle and the module is set for discontinue in Idle (I2CSIDL = 1).

Work around

None.

Affected Silicon Revisions

A1							
X							

5. Module: Oscillator

When using the 8 MHz internal FRC Oscillator with Primary PLL as either a system clock or a peripheral source, FRCDIVN drives the PLL instead of the FRC.

This means that the PLL FRC input selection is subject to the FRCDIV[2:0] bits and could lead to a condition where the minimum PLL input requirement of 8 MHz is not maintained.

Work around

Ensure FRCDIV[2:0] bits are maintained as zero when using FRCPLL as either a system clock or a peripheral source.

Affected Silicon Revisions

A1							
X							

6. Module: Oscillator

This errata is no longer applicable to any silicon revisions of this product. See **Section 2.5 External Oscillator Pins** in the current device data sheet (DS70005349**G**) for guidance on oscillator design to avoid start up related issues.

7. Module: PWM

When feed-forward PCI is used for dead-time compensation (DTCMPSEL = 1), the PWMx outputs are overridden.

Work around

Use Sync PCI (DTCMPSEL = 0) for dead-time compensation.

Affected Silicon Revisions

A1							
X							

8. Module: UART

Once the UART receive buffer overflows and the OERR bit (UxSTA[1]) is set, the OERR bit cannot be cleared by software.

Work around

1. Make sure that the receive buffer never overflows. Do not let the OERR bit get set by reading the received data byte on each byte reception.
2. Disable and enable UART before clearing the OERR bit.

Affected Silicon Revisions

A1							
X							

9. Module: UART

When the UART is operating with STSEL[1:0] = 2 (two Stop bits sent, two checked at receive), the FERR bit will not get set if one Stop bit is received.

Work around

3. Use STSELx = 3 instead of STSELx = 2. When operating with STSELx = 3 mode, the UART will be configured to send two Stop bits, but check one at receive.

Affected Silicon Revisions

A1							
X							

10. Module: UART

When the receive buffer overflows, the 9th byte received will get lost and cannot be read.

Work around

Do not allow the OERR bit to get set by reading the received data byte on each byte reception.

Affected Silicon Revisions

A1							
X							

11. Module: UART

At low BRG value, the TRMT bit takes time to set on the last transmit completion, which may result in the transmitted data getting lost.

Work around

1. Use the UTXBE bit to monitor for the next transmit.
2. Provide a delay to stabilize the POSC.

Affected Silicon Revisions

A1							
X							

12. Module: UART

The Transmit Shifter Empty (TRMT) bit is unreliable when there is back-to-back Break character transmission.

Work around

Poll the UART Transmit Break bit, UTXBRK (UxMODE[8]), to be cleared instead of the TRMT bit.

Affected Silicon Revisions

A1							
X							

13. Module: UART

During the UART Auto-Baud Detection sequence, the RIDLE bit takes one instruction cycle to get cleared after ABAUD is set.

Work around

Ignore the RIDLE bit until the Auto-Baud Detection sequence is complete.

Affected Silicon Revisions

A1							
X							

14. Module: UART

Once the TX Write Transmit Error Status bit, TXWRE (UxSTAH[7]), gets set, the TXWRE cannot be cleared by a single clear instruction.

Work around

Use multiple clear instructions in a loop until the TXWRE bit gets cleared.

Affected Silicon Revisions

A1							
X							

15. Module: UART

In UART Address Detect mode, writing to UxP1 with UTXBRK = 1 should cause a Break to be transmitted, followed by the content in P1, but the content of P1 will not get transmitted.

Work around

After writing to P1, wait for UTXBRK to get clear and then rewrite to P1.

Affected Silicon Revisions

A1							
X							

16. Module: UART

In Address Detect mode, the content of P1 is not transmitted on writing to P1 with UTXBRK = 1.

Work around

Write P1 a second time after waiting for the Break transmission to start.

Affected Silicon Revisions

A1							
X							

17. Module: UART

When waking from Sleep with a UART reception, SLPEN needs to be set in addition to WAKE = 1.

Work around

Set the SPLEN bit in addition to WAKE before entering Sleep.

Affected Silicon Revisions

A1							
X							

18. Module: UART

In Smart Card T = 1 mode, the Wait Time Counter Interrupt Flag (WTCIF) is set when the last character transmitted has the bit, LAST = 0.

Work around

Ignore WTC interrupt events on non-last bytes.

Affected Silicon Revisions

A1							
X							

19. Module: UART

In Software Flow Control mode, XOFF is transmitted when one empty space remains in the RX buffer. XOFF transmission can get further delayed if the transmitter has already been loaded, resulting in XOFF transmission on a receive buffer full event.

Work around 1

Give a minimum one-byte delay before each byte transmission.

Work around 2

Use the UART RX interrupt with URXISEL[2:0] set to at least two empty slots. This allows the RX buffer to be read in time to prevent RX buffer overflow.

Affected Silicon Revisions

A1							
X							

20. Module: MBIST

After a Reset, the MBISTDONE status bit will be set regardless of a BIST test being executed. If a BIST is requested and executed, the MBISTDONE bit will be set as expected.

Work around

None.

Affected Silicon Revisions

A1							
X							

21. Module: CPU

The `FLIM` instruction may incorrectly limit the data range when operating on signed operands of different sign values. If the operands are either all negative or all positive, the limit is correct.

Work around

None.

Affected Silicon Revisions

A1							
X							

22. Module: SCCP/MCCP

When FOSC is selected as the clock source using the CLKSEL[2:0] bits (CCPxCON1L[10:8]), unexpected operation may occur. For proper SCCP/MCCP input clock synchronization, do not use FOSC as the system clock source.

Work around

Use any of the other available clock sources in CLKSEL[2:0].

Affected Silicon Revisions

A1							
X							

23. Module: I^2C

When selecting SMBus 3.0 operation using Configuration bit, SMBEN (FDEVOPT[10]), the Voltage Input High (VIH) of the SMBus 3.0 specification minimum may not be met.

Work around

None.

Affected Silicon Revisions

A1							
X							

24. Module: I/O

During a fast device power-up when the VDD ramp is less than 4 mS, the I/O pins may drive up to 100 µA current for a duration of up to 10 µS (Figure 1-1).

FIGURE 1-1: I/O RAMP



Work around

1. Slow down the VDD ramp time (greater than 4 mS for VDD to ramp 0V to 3.3V).
2. Ensure the circuitry that is connected to the pins can endure this pulse.

Example applications affected may include complementary power switches, where a transient current shoot-through might occur. High-voltage applications with complementary switches should power the high-voltage 200 µSec later than powering the dsPIC® device to avoid the current shoot-through. This behavior is specific to each device and not affected by aging.

Affected Silicon Revisions

A1							
X							

25. Module: CPU

When using the Signed 32-by-16-bit Division instruction, `DIV.SD`, the Overflow bit may not always get set when an overflow occurs.

Work around

Test for and handle overflow conditions outside of the `div.sd` instruction.

Affected Silicon Revisions

A1							
X							

26. Module: CPU

When operating on signed operands of different sign values, the output for `MAXAB`, `MINAB` and `MINZAB` instructions may be incorrect. If the operands are either all negative or all positive, the output is correct.

Work around

None.

Affected Silicon Revisions

A1							
X							

27. Module: DMA

The DMA receives multiple continuous triggers from the ADC until the trigger event from the ADC is cleared. The OVRUNIF flag (DMAINTn[3]) will be set. When the OVRUNIF bit changes state from '0' to '1', a DMA interrupt is generated.

Work around

Ignore the OVRUNIF bit and the first DMA interrupt. Clear the ADC trigger source (ANxRDY) with a DMA read of the ADC buffer, ADCBUFx, for the corresponding ADC channel.

Affected Silicon Revisions

A1							
X							

28. Module: PWM

When using a PWM Control Input (PCI) to trigger a time base capture, the Capture Status flag, CAP (PGxSTAT[5]), may not set again under certain conditions. When a subsequent PWM capture event occurs while, or just after, reading the current capture value from the PGxCAP register, the Capture Status Flag, CAP, will not set again.

Work around

Read the PWM Generator Capture (PGxCAP, x = 1 to 8) register at a known time to avoid the condition. The timing of the PGxCAP read operation can be scheduled by using PWM Generator x (1-8) interrupt or any of the six PWM Event (A-F) interrupts corresponding to the PCI event which triggered the time base capture. Read the PGxCAP value after the CAP bit has set within the interrupt.

Affected Silicon Revisions

A1							
X							

29. Module: I²C

All instances of I²C/SMBus may exhibit errors and should not be used.

Work around

If I²C is required in the application, use a software I²C implementation. An example I²C software library is available from Microchip:
www.microchip.com/dsPIC33C_I2C_SoftwareLibrary

Affected Silicon Revisions

A1							
X							

30. Module: Oscillator

At PLL start-up, the main and auxiliary PLL VCO dividers may occasionally halt and not provide a clock output. The VCO and AVCO dividers can be selected as clock sources for different peripheral modules, including the ADC, PWM, DAC, CAN FD, UART, etc. VCO and AVCO divider outputs, FVCO/2, FVCO/3, FVCO/4, FVCODIV, AFVCO/2, AFVCO/3, AFVCO/4 and AFVCODIV outputs, are affected.

Work around

1. Use another clock source, such as the FOSC, PLL or APLL output (FPLLO and AFPLLO), instead of the VCO or AVCO dividers.
2. If the application requires the VCO/AVCO divider, test the clock source before using the peripheral in the end application. System resources, including a timer, I/O pin state or interrupts, can be used to detect and verify peripheral activity for the presence of the VCO divider clock output. Any type of Reset may recover the VCO divider clock (Software Reset, WDT, $\overline{\text{MCLR}}$ or POR).

Affected Silicon Revisions

A1							
X							

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS70005349**G**):

Note:	Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

1. Module: Electrical Characteristics

In Table 33-22, the FRC percentage is changed from -3 to +3, to -2 to +2. All changes are shown below in **bold**.

TABLE 33-22: INTERNAL FRC ACCURACY

Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended					
Param No.	Characteristic	Min.	Max.	Units	Conditions
Internal FRC Accuracy @ FRC Frequency = 8 MHz(1)					
F20a	FRC	**-2**	**+2**	%	-40°C ≤ TA ≤ **-5**°C
		-1.5	+1.5	%	**-5**°C ≤ TA ≤ +85°C
		-2	+2	%	+85°C ≤ TA ≤ +125°C
F22	BFRC	-17	+17	%	-40°C ≤ TA ≤ +125°C

Note 1: Frequency is calibrated at +25°C and 3.3V.

APPENDIX A: DOCUMENT REVISION HISTORY

Rev A Document (5/2018)

Initial release of this document; issued for revision A1.

Rev B Document (9/2018)

Added silicon issues 21 (CPU), 22 (SCCP/MCCP) and 23 (I^2C).

Rev C Document (12/2018)

Added silicon issues 24 (I/O), 25 (CPU), 26 (CPU) and 27 (CPU).

Rev D Document (3/2019)

Added silicon issues 28 (DMA) and 29 (PWM).

Updated reference to current Device Data Sheet revision (DS70005349**F**).

Rev E Document (10/2019)

Updated silicon issue 24 (I/O) and silicon issue 28 (PWM).

Removed silicon issue 27 (CPU) which stated that the upper byte of the destination register may not be persistent.

Updated reference to current Device Data Sheet revision (DS70005349**G**).

Rev F Document (12/2019)

Added silicon issue 29 (I^2C).

Rev G Document (6/2020)

Added silicon issue 30 (Oscillator).

Removed silicon issue 6 (Oscillator) since it is no longer applicable.

Added data sheet clarification 1 (Electrical Characteristics).

Notes:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

ISBN: 978-1-5224-6240-8

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://www.microchip.com/support
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880- 3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-72400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820